



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/783,846	02/20/2004	Yuen-Foo Michael Kou	09215-011001	7511
26161	7590	12/27/2005	EXAMINER	
FISH & RICHARDSON PC P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022			HOLLINGTON, JERMELE M	
			ART UNIT	PAPER NUMBER
			2829	

DATE MAILED: 12/27/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/783,846

Applicant(s)

MICHAEL KOU, YUEN-FOO

Examiner

Jermele M. Hollington

Art Unit

2829

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on Oct. 7, 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-37 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-37 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-23 are rejected under 35 U.S.C. 102(b) as being anticipated by Soga et al (5867809).

Regarding claim 1, Soga et al disclose [see Figs.6-7] a method of assembling multiple electronic components (flip chip packager 27 and an LSI-FP package 25) to a circuit board (PCB 2), the method comprising: securing an electronic component (27) to the circuit board (2); creating [via transmitter/receiving unit 9] an association between the secured electronic component (27) and an environmental condition recorder (terminal device 8); recording data from the environmental condition recorder (8), the data indicating exposure of the secured electronic component (27) to an environmental condition over time; and determining [via terminal device 8], based on the recorded data, whether the secured electronic component (27) is suitable for exposure to conditions associated with securing a second electronic component (25) to the circuit board (2).

Regarding claim 2, Soga et al disclose for said secured electronic component (27) found suitable, exposing the suitable secured electronic component (27) to conditions associated with securing said second electronic component (25) to the circuit board (2).

Regarding claim 3, Soga et al disclose maintaining the association between the secured electronic component (27) and the environmental condition recorder (8) from shortly after securing the electronic component (27) until determining suitability.

Regarding claim 4, Soga et al disclose the environmental condition recorder (8) is adapted to continually monitor and periodically record an ambient environmental condition.

Regarding claim 5, Soga et al disclose the environmental condition recorder (8) is adapted to automatically record an ambient environmental condition over time.

Regarding claim 6, Soga et al disclose the conditions associated with securing said second electronic component (25) to the circuit board (2) comprise exposing the secured electronic component (27) to conditions associated with reflow soldering [via solder joint 7b] the second component (25) to the circuit board (2).

Regarding claim 7, Soga et al disclose the conditions associated with securing the second electronic component (25) to the circuit board (2) comprises exposing the secured electronic component (25) to an elevated temperature.

Regarding claim 8, Soga et al disclose recording the data from the environmental condition recorder (8) comprises storing data that is indicative of the secured electronic component's (27) exposure to atmospheric moisture content.

Regarding claim 9, Soga et al disclose the data indicative of atmospheric moisture content comprises temperature measurements [via temperature sensor 23] and percent relative humidity measurements [via humidity sensor 24] collected by the environmental condition recorder (8) over time.

Regarding claim 10, Soga et al disclose creating the association between the secured electronic component (27) and the environmental condition recorder (8) comprises physically attaching [via transmitter/receiver unit 9] the environmental condition recorder (8) to the circuit board (2).

Regarding claim 11, Soga et al disclose creating the association between the secured electronic component (27) and the environmental condition recorder (8) comprises creating a logical association between the secured electronic component (27) and the environmental condition recorder (8) in a computer database.

Regarding claim 12, Soga et al disclose an identification code (production number/date 12) is positioned on the circuit board (2), the identification code (12) providing sufficient information to enable identification of the secured component (27) and the circuit board (2) and wherein creating the association comprises logically linking, in a computer database, the secured electronic component (27) and the circuit board (2), based on information provided by scanning the identification code (12) [via optical sensor 11].

Regarding claim 13, Soga et al disclose the identification code (12) positioned on the circuit board (2) is based on bar code technology.

Regarding claim 14, Soga et al disclose the identification code (12) is based on radio frequency technology.

Regarding claim 15, Soga et al disclose recording the data from the environmental condition recorder (8) comprises recording the data to a memory storage unit (memory 82) within the environmental recorder (8).

Regarding claim 16, Soga et al disclose accessing the recorded data from the memory storage unit (8), for the suitability determination over a communication channel.

Regarding claim 17, Soga et al disclose recording data from the environmental condition recorder (8) comprises recording data to a memory storage unit (88) that is located external to the environmental condition recorder (8).

Regarding claim 18, Soga et al disclose estimating a cumulative effect that exposure to the recorded environmental conditions would have on the secured component.

Regarding claim 19, Soga et al disclose estimating the cumulative effect that exposure to the recorded environmental conditions would have approximates integrating effects of exposure to the recorded environmental conditions over time.

Regarding claim 20, Soga et al disclose estimating the cumulative effect that exposure to the recorded environmental conditions would have comprises referencing industry standard guidelines related to expected total floor life for the secured electronic component (27) under particular environmental conditions.

Regarding claim 21, Soga et al disclose [see Fig. 8] the environmental condition recorder (8) comprises: a sensing element (transmitter/receiver unit 9) responsive to an environmental condition, a memory storage unit (memory unit 82) in electronic communication with the sensing element (9) and adapted to store environmental condition data sensed by the sensing element (9); and a processing unit (interface unit 92) in electronic communication with the sensing element (9) and the memory storage unit (82).

Art Unit: 2829

Regarding claim 22, Soga et al disclose the processing unit (92) is adapted to record the data from the environmental condition recorder (8) by periodically sampling the sensing element (9) and electronically storing the sample in the memory storage unit (82).

Regarding claim 23, Soga et al disclose the processing unit (92) is adapted to determine whether the secured component (27) is suitable for exposure to conditions associated with securing said second electronic component (25) to the circuit board (2) by evaluating the sample, stored in the memory storage unit (82).

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 24-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Soga et al (5867809).

Regarding claims 24-25, Soga et al disclose [see Figs. 6-7] a method of securing multiple sets of electronic components to a circuit board (PCB2), the method comprising: reflow soldering [via solder joint 7a and 7b] a first set of electronic components (flip chip LSI package 25 and LSI-FP package 25) to said circuit board (2); creating [via transmitter/receiver unit 9] an association between the first set of electronic components (25 and 27) and an environmental condition recorder (terminal device 8); collecting environmental exposure data with the environmental condition recorder (8), the environmental exposure data being associated with the first set of electronic components (25 and 27) storing the collected data in the environmental

Art Unit: 2829

condition recorder (8), estimating, with the environmental condition recorder (8), a cumulative effect of the environmental exposure on each electronic component (25 and 27) of the first set, based on the stored data; and evaluating, with the environmental condition recorder (8), whether each electronic component (25 and 27) of the first set is suitable for exposure to environmental conditions associated with reflow soldering the second set of electronic components to the circuit board (2). However, they do not disclose a second set of electronic components. It is well known to have more than electronic components where needed (see MPEP 2144; *In re Harza*, 274 F.2d 669, 124 USPQ 378 (CCPA 1960)). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have more than one electronic component since court held that mere duplication of parts has no patentable significance unless a new and unexpected result is produced.

Regarding claim 26, Soga et al disclose the conditions associated with reflow soldering [via solder joint 7a and 7b] set of electronic components (25 and 27) to the circuit board (2) comprise an elevated temperature.

Regarding claim 27, Soga et al disclose collecting environmental exposure data comprises collecting temperature measurements [via temperature sensor 23] and relative humidity measurements [via humidity sensor 24].

Regarding claim 28, Soga et al disclose the association comprises attaching the environmental condition recorder (8) to the circuit board (2).

Regarding claim 29, Soga et al disclose the association comprises scanning [via optical sensor 11] a bar code (production number/date 12) affixed to the circuit board (2), the bar code



Art Unit: 2829

(12) identifying each electronic component (25 and 27) of the first set of components secured to the circuit board (2).

Regarding claim 30, Soga et al disclose storing the collected data comprises storing the collected data in a memory storage unit (memory unit 82) within the environmental condition recorder (8).

Regarding claim 31, Soga et al disclose the collected data comprises temperature measurements [via temperature sensor 23] and relative humidity measurements [via humidity sensor 24] collected over time and wherein estimating the cumulative effect of the environmental exposure comprises integrating the temperature measurements and relative humidity measurements with respect to time.

Regarding claim 32, Soga et al disclose evaluating whether each electronic component (25 and 27) of the first set is suitable for exposure to environmental conditions associated with reflow soldering the set of electronic components (25 and 27) to the circuit board (2) comprises referencing industry standard guidelines. However, they do not disclose a second set of electronic components. It is well known to have more than electronic components where needed (see MPEP 2144; *In re Harza*, 274 F.2d 669, 124 USPQ 378 (CCPA 1960)). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to have more than one electronic component since court held that mere duplication of parts has no patentable significance unless a new and unexpected result is produced.

Regarding claim 33, Soga et al disclose collecting the environmental exposure data associated with the first set of electronic components (25 and 27) comprises using said

Art Unit: 2829

environmental condition recorder (8) to continually monitor and periodically and electronically record said environmental condition.

Regarding claim 34, Soga et al disclose collecting the environmental exposure data associated with the first set of electronic components (25 and 27) comprises using said environmental condition recorder (8) to automatically record environmental condition data.

Regarding claim 35, Soga et al disclose [see Fig. 8] the environmental condition recorder (8) comprises: a sensing element (transmitter/receiver unit 9) responsive to an environmental condition, a memory storage unit (memory unit 82) in electronic communication with the sensing element (9) and adapted to store environmental condition data sensed by the sensing element (9); and a processing unit (interface unit 92) in electronic communication with the sensing element (9) and the memory storage unit (82).

Regarding claim 36, Soga et al disclose the processing unit (92) is adapted to record the data from the environmental condition recorder (8) by periodically sampling the sensing element (9) and electronically storing the sample in the memory storage unit (82).

Regarding claim 37, Soga et al disclose the processing unit (92) is adapted to determine whether the secured component (27) is suitable for exposure to conditions associated with securing said second electronic component (25) to the circuit board (2) by evaluating the sample, stored in the memory storage unit (82).


### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jermele M. Hollington whose telephone number is (571) 272-1960. The examiner can normally be reached on M-F (9:00-4:30 EST) First Friday Off.

Art Unit: 2829

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nestor Ramirez can be reached on (517) 272-2034. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Jermele M. Hollington  
Patent Examiner  
Art Unit 2829

JMH  
December 22, 2005